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ABSTRACT
Real-time Deep Neural Network (DNN) inference with low-latency
requirement has become increasingly important for numerous ap-
plications in both cloud computing (e.g., Apple’s Siri) and edge
computing (e.g., Google/Waymo’s driverless car). FPGA-based DNN
accelerators have demonstrated both superior flexibility and per-
formance; in addition, for real-time inference with low batch size,
FPGA is expected to achieve further performance improvement.
However, the performance gain from the single-FPGA design is
obstructed by the limited on-chip resource. In this paper, we employ
multiple FPGAs to cooperatively run DNNs with the objective of
achieving super-linear speed-up against single-FPGA design. In im-
plementing such systems, we found two barriers that hinder us from
achieving the design goal: (1) the lack of a clear partition scheme for
each DNN layer to fully exploit parallelism, and (2) the insufficient
bandwidth between the off-chip memory and the accelerator due
to the growing size of DNNs. To tackle these issues, we propose a
general framework, “Super-LIP”, which can support different kinds
of DNNs. In this paper, we take Convolutional Neural Network
(CNN) as a vehicle to illustrate Super-LIP. We first formulate an
accurate system-level model to support the exploration of best par-
tition schemes. Then, we develop a novel design methodology to
effectively alleviate the heavy loads on memory bandwidth by mov-
ing traffic from memory bus to inter-FPGA links. We implement
Super-LIP based on ZCU102 FPGA boards. Results demonstrate that
Super-LIP with 2 FPGAs can achieve 3.48× speedup, compared to
the state-of-the-art single-FPGA design. What is more, as the num-
ber of FPGAs scales up, the system latency can be further reduced
while maintaining high energy efficiency.
1 INTRODUCTION
Deep Neural Networks (DNNs) have been continuously achieving
breakthroughs in many challenging AI domains, such as image
recognition [1], object detection [2], and natural language process-
ing [3]. More recently, DNNs have been applied to process live
data in interactive services. For instance, a trained DNN can be em-
ployed to process the live video stream for traffic surveillance and
emergency response [4], and to analyze medical scans to help doc-
tors during surgery [5]. Thus, the design of systems for real-time
DNN inference becomes an imminent challenge, which attracts
increasing studies from both industry [6, 7] and academia [2, 5, 8].
Out of all leading computation platforms for DNNs, FPGAs stand
out due to their flexibility and versatility over ASICs and their
efficiency over CPUs and GPUs. In addition, FPGAs are expected to
be more suitable for real-time DNN inference [6, 7] for the following
reasons. First, even though ASICs can achieve better latency and
energy efficiency, it is prohibitive to design ASIC for each different
application or upgrade the design when needed. Second, the real-
time inference has rigorous requirements of guaranteed latency
to ensure user experience, reliability, and even safety. To meet
the hard deadlines, uncertainties in CPU- and GPU-based designs
(caused by accessing caches) force them to apply the worst-case
analysis with a safety margin [9], which leads to inferior design.
In contrast, designers are able to customize FPGAs to make the
accelerators process the deterministic timing characteristics, which
can avoid the overhead caused by the safety margin. Third, real-
time inference commonly needs to process data with low batch
size, which renders the batch throughput optimization inefficient.
For instance, Google’s TPU [10] requires the batch size of at least
16 for energy efficiency while FPGAs can extract parallelism from
individual execution instance to reduce latency for the low or even
no batching.
While most FPGA-based DNN acceleration has been focusing on
single-FPGA platform [11–14], the growth of resource requirement
in DNNs has far exceeded the growth of the resource integrated
into one FPGA. As a result, the limited on-chip resources will hin-
der the exploitation of model parallelism from further boosting
time performance. To overcome this challenge, [15] proposed to
employ multiple FPGAs, on which DNN layers can be processed in
a pipelined fashion. Pipelining designs can achieve high through-
put; however, the latency cannot be reduced. With the objective
of minimizing latency for real-time AI applications, we exploit the
parallelisms in DNN layers and concurrently process each DNN
layer across multiple FPGAs. However, we observe that with the
growing size of models and volume of input data, a straightforward
partition of DNNs to multiple FPGAs leads the severe performance
degradation due to insufficient communication bandwidth.
In this paper, we propose a new framework, namely “Super-LIP”,
to address the performance bottlenecks in DNNs. To illustrate the
framework, we take Convolutional Neural Networks (CNNs) as a ve-
hicle, since CNNs have large amount of intermediate data and more
complicated data reuse patterns than Recurrent Neural Networks
(RNNs), which results in the acceleration for CNNs on multi-FPGA
more challenging. Given a CNN, we first formulate an accurate per-
formance model to detect performance bottleneck in an early stage
for the latter optimization of accelerator design. Compared with
the existing model [14], the proposed one is more accurate since we
investigate the fine-grained data accesses/communication patterns.
Based on the accurate model, we identify that the communication
bottleneck is commonly at accessing off-chip memory. We propose
a novel design, “XFER”, to take advantages of the high-bandwidth
inter-FPGA links by offloading part of the data traffic from the
memory bus to these links. As a result, performance bottleneck on
memory bandwidth can be significantly alleviated.
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Figure 1: Overview of Super-LIP Framework.
The main contributions made in this paper are threefold:
• Super-LIP Framework.We build a framework, Super-LIP,
to control the exploration of FPGA-based designs for real-
timeDNN inference to achieve Super-Linear speedup across
multiple FPGAs. Inside Super-LIP, we have further made two
contributions listed as follows.
• Accurate Model. First, we formulate an accurate analytic
model to quantify the performance-resource trade-off in
terms of data access/communication patterns, which can
guide designers to better designDNN accelerator and provide
insights on how to partition DNNs onto multiple-FPGAs.
• XFER Design. Second, we propose a novel design, XFER,
to partition and map DNNs onto multiple FPGAs to exploit
high parallelism in DNN layers. XFER can further allevi-
ate the performance bottleneck on memory bandwidth by
transferring part of the traffic to inter-FPGA links.
Evaluations are conducted on Xilinx ZCU102 FPGA boards con-
nected via optical fiber cables using SFP+ transceiver. Results show
that Super-LIP can achieve 2.82× and 5.81× reduction in latency,
while achieving 8.61× and 1.81× improvement in energy efficiency,
compared to GPU and mobile GPU, respectively. Compared with
the state-of-the-art single-FPGA design, Super-LIP with 2 FPGAs
achieves 3.48× speedup and 39.86% improvement in energy effi-
ciency. In addition, when the size of the FPGA cluster scales up to
16, the latency can be consistently reduced. For instance, the latency
of YOLO [16] on one FPGA is 126.6ms, which can be reduced to
4.53ms, achieving 27.93× reduction. This confirms the applicability
and scalability of Super-LIP.
The remainder of the paper is organized as follows. Section 2
presents the Super-LIP framework and design challenges. Section 3
and Section 4 present the accurate analytic model and novel XFER
design in Super-LIP. Experimental results are shown in Section 5.
Section 6 discusses related work. Finally, concluding remarks are
given in Section 7.
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2 SUPER-LIP FRAMEWORK & CHALLENGES
Figure 1 demonstrates the overview of the proposed Super-LIP
framework. Super-LIP takes a Deep Neural Network (DNN) as input.
And it outputs a multi-FPGA design, onto which the given DNN is
partitioned and mapped through a novel technique proposed in this
paper. The design objective of Super-LIP is to achieve the minimum
latency for real-time AI with ultra-low batch size.
Super-LIP, in the middle of Figure 1, sequentially explores two
design spaces: (1) accelerator design space on the left-hand side
(➀-➂), which determines the hardware-level parallelism (e.g., how
many DSPs to compute multiply-accumulate operations, and how
many channels to move data between off-chip and on-chip mem-
ory); (2) multi-FPGA design space on the right-hand side (➍-➏),
which determines task-level parallelism (e.g., how to partition each
DNN layer and how to communicate between FPGAs). In the ex-
ploration of both spaces, there exist several challenges needing to
be addressed, which are demonstrated as follows.
Challenge 1: Inaccurate performance models hinder designers to
optimize accelerators.
Figure 2 shows the design space exploration of Layer 5 in AlexNet
[1] using the model proposed by [14] which is based on roof-line
model. In this figure, each point represents a design. Computation
roof is determined by the computation resource in FPGA, while
bandwidth roof is the theoretic peak memory bandwidth to access
off-chip memory in terms of designs. Design points under these
roofs are regarded as attainable.
We implement designs A and B in Figure 2 on the ZCU102 FPGA
board to capture its real performance of on-board execution. We
observe that even though design points A and B are under both
roofs, their real performance cannot reach the estimated model
performance. This is because the model in [14] assumes the un-
interrupted memory access, which is basically impossible due to
the synchronization of operations (i.e, the completed operations
need to wait for the slower ones, see Figure 6). In addition, design
A with the best model performance is inferior to design B in real
performance. Therefore, it is imperative to develop an accurate
performance model which can explore the optimal designs.
Challenge 2: How to alleviate communication bottleneck without
costly modifications on hardware?
As shown in Figure 1 ➂, there are potentially two kinds of
performance bottlenecks: computation bottleneck bounded by the
computation resource and communication bottleneck bounded by
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Figure 3: The XFER design and the performance gain.
the off-chip memory bandwidth. For computation bottleneck, we
can enlarge the accelerator to involve more computation resource
to alleviate it. However, it is hard to alleviate communication bot-
tlenecks without costly modifications on the FPGA hardware (e.g.,
increase the size of on-chip memory).
Thanks to the inter-FPGA links in an FPGA cluster, memory
bandwidth bottleneck can be alleviated by offloading traffic from
the memory bus to inter-FPGA links, which can be realized from
a high-level implementation without any modifications on hard-
ware. This idea is inspired by the observation from the results in
comparing data transmission time between accessing off-chip mem-
ory and switching between FPGAs. Experimental results on two
connected ZCU102 FPGAs via SFP+ cables show that the speed
of inter-FPGA communication is competitive with accessing off-
chip memory. Specifically, inter-FPGA communication is 3 times
faster than accessing off-chip memory when the packet size is 1KB.
The figure is 1.6 times when the packet size increases to 64KB and
128KB. The obtained speedup is mainly because platforms provide
high-speed serial communication, while the speed of memory ac-
cesses is bounded by the accelerator designs (details in Section 3
➁-1).
Motivated by the above results, we propose a novel designmethod-
ology in the Super-LIP framework, namely “XFER”, to address two
implementation problems in exploring multi-FPGA designs: (1) how
to partition computations in DNN layers for higher model paral-
lelism; and (2) what type of data can be off-loaded to inter-FPGA
links. Figure 1, from➍ to➏, demonstrates three steps in XFER to
optimize the accelerators on multiple FPGAs: first, it determines
the partitions of DNN layers to balance computation workloads
(➍); second, it identifies the traffic to be off-loaded to inter-FPGA
links to balance communication (➎); last, it scales up the number
of FPGAs to further speedup the whole DNN network (➏).
Figure 3 (a) illustrates an example of XFER employed between
two FPGAs. As shown in the figure, FPGA1 and FPGA2 share the
same set of weights and have different sets of input/output feature
maps (IFMs/OFMs). Traditionally, each FPGA will load the weight
and compute by itself. In XFER, each FPGA only loads half of the
shared weight from the off-chip memory. Then, they will send the
loaded half weight to each other through inter-FPGA links. In this
way, each FPGA only loads parts of the weights from off-chip mem-
ory, which significantly reduces the traffic loads on the memory
bus. As a result, the overall latency regarding to the pipeline cycle
time (Lat2 in Figure 6) can be reduced from 2,953 to 1,782, achiev-
ing 39.65% improvement, as shown in Figure 3 (b)-(c). Kindly note
that the pipeline cycle time is determined by the slowest operation
(details can be found in Formulas 12 and 13).
In the following sections, we will address the first challenge by
formulating an accurate performance analytic model in Section3,
which is the base of optimizing DNN accelerators on a multi-FPGA
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Figure 4: Super-LIP➀: CNN layer model.
platform. Second, in the design of a computing platform with mul-
tiple FPGAs where communication channels can be established
between two FPGAs, we present the novel XFER design in Section
4 to address the second challenge.
3 ACCURATE ANALYTIC MODELS
Figures 4-6 shows the details of accelerator optimization (left-hand
side) in Super-LIP. We first formulate the model for one CNN layer
in➀; then, the accelerator design for both off-chip optimization and
on-chip implementations are depicted in➁-1 and➁-2, respectively.
At the end of this section, we present the performance model and
bottleneck detection (component➂ in Figure 1).
➀ Layer Model. Layer model describes the properties of a CNN
layer. In Figure 4, we show the details of the second layer L2 in a
CNNwith 4 layers. A CNN layer is defined as L = ⟨B,M,N ,R,C,K⟩,
whereB is the batch size;M andN represent the number of channels
in output/input feature maps (OFM/IFM); R and C represent the
number of rows and columns in OFM; K refers to kernel size. For
example, L = ⟨2, 128, 192, 13, 13, 3⟩ describes Layer 5 in AlexNet
with the batch size of 2.
Based on the proposed layer model, we will introduce how to
design CNN accelerators on an FPGA (component➁ in Figure 1).
➁ Accelerator Design. The core of FPGA-based accelerator de-
sign is the on-chip computation engine (as shown in right-hand
part of Figure 5(b)), which will conduct a set of multiplication-
and-accumulation in parallel. Since the memory and computation
requirement of one layer significantly exceeds the on-chip resource,
the computation engine cannot process all operations in one CNN
layer at once; instead, it will be invoked repeatedly. To match the
speed between the data consumed by the computation engine and
the data produced by accessing off-chip memory, we use the on-chip
memory (i.e., BRAM) to be a cache, which constructs a two-level
computing model, as shown in Figure 5(b). In the first level, we
move data between off-chip memory and on-chip memory, denoted
as➁-1 off-chip design. In the second level, we move data between
on-chip memory and computation engine, denoted as➁-2 on-chip
design.
➁-1 Off-Chip Design. The off-chip design needs to control the
sequence of data to be uploaded to the on-chip memory. To ensure
the functional correctness, we need to determine the size of data
and the order of data to be uploaded, which correspond to loop
tiling and loop ordering.
A data tile of each data type is the basic unit to be moved be-
tween off-chip and on-chip memory. Let ⟨Tm ,Tn ,Tr ,Tc ⟩ be tiling
parameters on OFM channel, IFM channel, row, column. Then, we
can get the size of data tile for IFM (to be Tn ·Tr ·Tc ), OFM (to be
Tm ·Tr ·Tc ), and weight (to be Tm ·Tn · k · k , where k is the kernel
CODES+ISSS, 2019, New York, NY
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size). In Figure 5(a), the colored data demonstrate the data tiles.
Note that these tiling parameters will be constrained by on-chip
resource, which will be introduced later in this section.
Next, the loop order will determine the sequence of data to
be moved between off-chip and on-chip memory. The convolution
operation involves 4-level of nested loops (details please refer to Fig.
5 in [14]). These loops traverse along IFM channel, OFM channel,
row/column, and batch, which correspond to directions C, D, E, F
in Figure 5(a), respectively.
Based on the above loop order, we can get the trip count, which
will be used in modeling the computation latency.We first introduce
the trip count for loops along IFM channel (C). According to the
tiling parameters, in the loop each step will involve Tn channels,
and there are N IFM channels in total. Therefore, the trip count
for direction C is ⌈ NTn ⌉. Similarly, we can obtain the trip count for
direction D as ⌈ MTm ⌉. Then, for direction E, it will move along R
rows and C columns, and each step along row and column is Tr
and Tc , so the trip count is ⌈ CTc ⌉ × ⌈ RTr ⌉. Finally, for batch size of B,
we need to traverse each batch and the trip count for F is B.
➁-2 On-Chip Design. Based on the loop optimization parame-
ters, we model the on-chip computation and buffer allocation. Then,
we model the off-chip/on-chip communication based on the data
width related parameters ⟨Ip ,Wp ,Op ⟩.
For the on-chip computation model, as shown in Figure 5(b),
there areTm×Tn Multiply-Accumulate (MAC) operations conducted
in parallel. In this paper, we consider different data types: For the
16bits fixed point, each MAC utilizes 1 DSP, while for the 32bits
floating point, each MAC utilizes 5 DSPs. Let D be the number of
DSPs provided by the platform, we have the following constraints
for 32bits float-point and 16bits fix-point, respectively:
5 ×Tm ×Tn ≤ D (1)
Tm ×Tn ≤ D (2)
...
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Figure 6: Super-LIP ➂: Performance model and bottle-
neck detection.
As to the on-chip buffer design, there are three kinds of buffers:
IFM, OFM and Weight (WEI) buffers. The size of IFM buffer is
determined by the loop tiling on IFM. For each iteration, Tn ×
Tr × Tc pixels in IFM are loaded to the on-chip buffer, as shown
in Figure 5(a). Hence, the IFM buffer is declared as a 3-dimension
array I [Tn ][Tr ][Tc ]. Similarly, OFM and WEI buffers are declared
as O[Tm ][Tr ][Tc ] andW [Tm ][Tn ][K][K], respectively. In order to
match the speed of computation, these arrays should be partitioned
into different on-chip memories (i.e. BRAM) which can be accessed
in parallel. As shown in Figure 5(b), each computation involves
Tn , Tm , and Tm ×Tn pixels/weights in IFM, OFM, and WEI buffers.
Accordingly, we completely partition IFM and OFM along their
first dimension, and WEI along its first two dimensions. Then, we
calculate the usage of BRAMs for IFM (bI ), OFM (bO), WEI (bW ):
bI = 2 ×Tn × ⌈Tr ·Tc · BITs/18K⌉ (3)
bO = 2 ×Tm × ⌈Tr ·Tc · BITs/18K⌉ (4)
bW = 2 ×Tm ×Tn × ⌈K · K · BITs/18K⌉ (5)
where 2 represents the double-buffer technique adopted in the
design. For the ease of illustration, we do not put the double buffer
in Figure 5(b). Let B be the number of BRAMs in the platform, we
have the following constraint.
bI + bO + bW ≤ B (6)
Finally, we determine the data width parameters ⟨Ip ,Wp ,Op ⟩,
which are used to model the off-chip/on-chip communication band-
width. Ip ,Wp ,Op represent the number of AXI_STREAMs employed
in transmitting IFM,WEI, andOFM, and in turn determine thewidth
of AXI bus. In a given platform, the data width of the memory bus
is limited, denoted asW. We have the following constraint.
BITs × (Ip +Wp +Op ) ≤ W (7)
where notation BITs is the data bit-width adopted in designs.
➂ Performance Model and Analysis. We first model the off-
chip/on-chip communication latency for transferring IFM, OFM,
and WEI, based on parameters ⟨Ip ,Wp ,Op ⟩. For instance, the size
of IFM buffer is Tn ·Tr ·Tc , and we employ Ip AXI_STREAMs for
data transfer, indicating that Ip pixels can be loaded to IFM buffer
within 1 clock cycle in the pipelined fashion. Hence, the latency of
loading IFM (tImem ) can be formulated.
tImem = Tn ·Tr ·Tc/Ip (8)
Similarly, we model the latency of loading WEI buffer (tWmem ) and
offloading OFM buffer (tOmem ) as follows.
tWmem = Tm ·Tn · K · K/Wp (9)
tOmem = Tm ·Tr ·Tc/Op (10)
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Then, after filling up the on-chip buffers, data in them can sup-
port K × K ×Tr ×Tc ×Tm ×Tn MACs. As stated in➁-2 On-Chip
Design, the Processing Element (PE) can conduct Tm × Tn MAC
operations in parallel. Therefore, the latency of one execution of
PE (tComp) can be modeled as follows.
tComp = K · K ·Tr ·Tc (11)
Next, we are going to model the system latency. Benefiting from
the double buffer technique, loading IFM, loading WEI, and execut-
ing PE can be conducted in parallel. In addition, loading OFM can
be overlapped with ⌈ NTn ⌉ executions, as shown in Figure 6. With
the known trip counts in➁-1, we model the latency as follows.
Lat1 = max{tComp, tImem , tWmem } (12)
Lat2 = max{⌈ N
Tn
⌉ · Lat1, tOmem } (13)
Lat = B × ⌈ R
Tr
⌉ × ⌈ C
Tc
⌉ × ⌈ M
Tm
⌉ × Lat2 + (tOmem + Lat1) (14)
where Lat1 and Lat2 are the latencies of one trip for loop C and D,
respectively, and Lat is the overall system latency.
Based on the above performance and resource usage models,
we can formulate the optimization problem of minimizing latency
as integer non-linear programming problem, which incorporates
constraints from Formula 1 to 14. The objective of this problem is
to minimize latency, as follows.
Objective :min = Lat (15)
PerformanceBottleneckDetection.The above analyticmodel
can help designer to detect the performance bottleneck. Specifically,
we have the following corollary.
Corollary 1. Given a CNN layer and the design parameters, we
can detect the performance bottlenecks by considering Lat1 and Lat2
as follows:
• if Lat2 is dominated by tOmem , the performance bottleneck is
on transmitting OFM data, otherwise,
• if Lat1 is dominated by tImem , the performance bottleneck is
on transmitting IFM data,
• if Lat1 is dominated by tWmem , the performance bottleneck is
on transmitting weights,
• if Lat1 is dominated by tComp, we have fully utilized the
involved computation resource.
4 XFER DESIGN
In this section, we will present the XFER design for CNNs on mul-
tiple FPGAs, which can effectively alleviate the performance bot-
tleneck on off-chip memory bandwidth and in turn achieve the
super-linear performance.
4.1 Design Principles and Objective
Here, we present three design principles and our ultimate objective
for implementing CNNs on multi-FPGA clusters.
P1. Maximizing the utilization of computation resources.
The design should fully utilize the computation resources. In order
to achieve this goal, the workloads should be balanced so that
FPGAs will not be idle. Meanwhile, we need to avoid memory
access stalls, hence DSPs don’t have to wait for the data loading
from off-chip memory.
P2. Balancing the traffic loads across multiple FPGAs. Dif-
ferent from the single-FPGA design where the memory bus is the
only communication channel to access off-chip data, in multi-FPGA
clusters, inter-FPGA links provide extra communication bandwidth,
which can considerably improve the efficiency of data transfer.
However, it is essential to balance the traffic on memory buses and
inter-FPGA links for performance improvement.
P3.Minimizing the exchange of data in off-chipmemories.
The movements of data stored in off-chip memory are controlled
by CPUs, which incurs high latency. Thus, we should avoid such
movement as much as possible.
Objective. Achieving super-linear speedup. The design ob-
jective is to achieve super-linear performance, such that the latency
can be minimized without compromising on throughput or energy
efficiency, which leads to the ultimate realization of real-time DNN
inference.
Following the above principles and objective, XFER consists
of the following three steps: First, XFER achieves linear speedup
through balancing computation workloads. Then, to achieve further
speedup, XFER identifies the shared data among different partitions,
and distributes these data across FPGAs to reduce the traffic loads
on each FPGA’s memory bus. During run time, FPGAs transfer a
part of the data stored in their local off-chip memory via inter-FPGA
links.
4.2 Layer Partition and Workload Balance
A CNN layer can be partitioned into different parts to be computed
in parallel. The most common partition is the batch partition, where
the IFM and OFM are divided along batching direction, as shown in
Figure 7(a). The computation of a batch of OFM only relies on the
corresponding batch of IFM and the whole weights. In consequence
these batches can be computed in parallel in multiple processing
elements (PEs) if weights are duplicated to PEs. Similarly, we can
partition CNN layers along rows (R) and columns (C), as shown in
Figure 7(b)-(c). In addition, we can partition a CNN layer as follows:
dividing the OFM into multiple parts along channel direction, and
dividing weights correspondingly, as shown in Figure 7(d). In this
case, we use the whole IFM and part of weights to compute part
of OFM, and we call such partition as OFM channel partition. Sim-
ilarly, we can partition IFM along channel direction and weights
correspondingly, as shown in Figure 7(e).
For each kind of partition, we define a partition factor to indi-
cate the number of parts generated by the partition. We use nota-
tions Pb , Pr , Pc , Pm , Pn to represent factors for partitions alongwith
batch (B), rows (R), columns (C), OFM channels (M), and IFM chan-
nels (N). For instance, Pr = 2 indicates that we partition IFM/OFM
along rows into 2 parts, as shown in Figure 7(b). Kindly note that we
use factors of 2 in Figure 7 for the simplicity of illustration; however,
these factors can be other positive integers except 2, which will be
restricted by the number of available FPGAs in a system.
According to the types of shared data, we can classify partitions
into 3 categories: first, “weight shared” case, where the compu-
tations of different partitions use the same weights, such as row
or column partitions in Figure 7(a)-(c); second, “IFM shared” case,
where the computations under the OFM channel partition use the
same IFM, as shown in Figure 7(d); third, “OFM shared” case, where
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void XFER_load_weight(float bW[SIZE],
       stream<float> &mem_in,
                              stream<float> &b2b_in,
       stream<float> &b2b_out){
    for(int i=0; i<SIZE/2; i++){
#pragma HLS PIPELINE II=1
#pragma HLS dependence variable=bW intra false
        bW[i] = mem_in.read();
        bW[i+SIZE/2] = b2b_in.read();
        b2b_out.write(bW[i]);
}}// end of for loop and function
(b) HLS codes for FPGA f2 in (a)
void XFER_load_ifm(float bI[SIZE],
  stream<float> &mem_in,
                         stream<float> &b2b_in,
  stream<float> &b2b_out){
    for(int i=0; i<SIZE/2; i++){
#pragma HLS PIPELINE II=1
#pragma HLS dependence variable=bI intra false
        bI[i] = mem_in.read();
        bI[i+SIZE/2] = b2b_in.read();
        b2b_out.write(bW[i]);
    }}// end of for loop and function
f1 f2
f1 f2 (d) HLS codes for FPGA f2 in (c)
Figure 8: XFER design: (a) weight shared case; (b) HLS codes
(a); (c) IFM shared case; (d) HLS codes for (c).
the computations under the IFM channel partition share the OFM.
Kindly note that “OFM shared” will cause the transmission of in-
termediate data as shown in Figure 7(h), which violates design
principle P3. Hence, we do not consider it in the designs.
For different types of partitions, we present a straightforward de-
sign that follows design principle P1 to balance workloads among
FPGAs. This design will be the base of XFER. The main idea of
this design is to map each partition to one FPGA and replicate
the shared data to each FPGA. Figure 7(f) shows the design for
weight shared partitions, where IFM and OFM are independent on
two FPGAs and the whole weights are replicated to these FPGAs.
Similarly, Figure 7(g) shows the design of IFM shared partition.
In the above design, since the shared data are replicated to each
FPGA, the computations in any two FPGAs have no dependency. It
implies that all FPGAs can be executed in parallel, enabling linear
speedup in the DNN inference.
4.3 Share Data through inter-FPGA links
XFER can further boost the performance by transferring parts of
the traffic loads from the memory bus to inter-FPGA links. Since
XFER modifies the data communication subsystem, the matched
system model needs to be revised. In the following text, we will
introduce the detailed XFER design for weight shared partition and
IFM shared partition.
Weight Shared Partition. Figure 8(a) demonstrates the XFER
design for weight shared partition, where each FPGA load a part of
weights from its local off-chip memory, and obtain the remaining
parts from its neighbors via inter-FPGA links. In other words, a
copy of the whole weights are distributed in the off-chip memory
across FPGAs. During the execution, each FPGA conducts three
operations: (1) loading half of the data from its off-chip memory to
on-chip buffer, (2) sending the loaded data to other FPGAs through
the inter-FPGA links, and (3) receiving the remaining data from
other FPGAs through the inter-FPGA links.
HLS design. To efficiently conduct these operations, data are
streamed in and out from the on-chip weight buffers (e.g., utilizing
the AXI streams for Xilinx FPGAs). The detailed HLS codes are
given in Figure 8(b). Kindly note that in order to transmit data
in parallel, we make the intra dependency on bW to be false. In
addition, we use the pipeline pragma to load and send the weight
in the pipelined fashion.
Model modification. XFER can reduce the latency of loading
weights tWmem .With partition factors ⟨Pb , Pr , Pc ⟩, tWmem in XFER
will be Pb · Pr · Pc times smaller. Thus, we replace Formula 9 as
follows.
tWmem = Tm ·Tn · K · K/(Wp · Pb · Pr · Pc ) (16)
Then, we will formulate the newly incurred inter-FPGA com-
munications. In XFER, each FPGA only holds 1Pb ·Pr ·Pc part of the
whole weights. It requires Pb · Pr · Pc − 1 communication channels.
For each channel, the latency is the same and we model the latency
of the ith channel as follows.
tW ib2b = Tm ·Tn · K · K/(W b2bp · Pb · Pr · Pc ) (17)
whereW b2bp is the number of ports in one channel.
Finally, the latency Lat1 should be modified, since XFER incurs
the inter-FPGA communication in the inner-most loop C in Figure
5(a). Formula 12 is revised as follows.
Lat1 =max{tComp, tImem , tWmem , max
i ∈[1, ..,P−1]
{tW ib2b }} (18)
where P − 1 is the number of communication channels.
IFM Shared Partition. Similar to the design of the weight
shared case, XFER will transfer the movements of IFM from the
memory bus to inter-FPGA links, as shown in Figure 8(c)-(d). We
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Figure 9: Workload-balance design and XFER design for the
partitions with factors Pr = 2 and Pm = 2.
add Formula 19 to model the latency on the ith inter-FPGA link,
and replace formulations for modeling the latency of loading IFM
and the latency Lat1.
tI ib2b = Tm ·Tn · K · K/(Ib2bp · Pm ) (19)
tImem = Tm ·Tn · K · K/(Ip · Pm ) (20)
Lat1 =max{tComp, tImem , tWmem , max
i ∈[1, ..,Q−1]
{tI ib2b }} (21)
where Ib2bp is the number of data transmitted via inter-FPGA links
in parallel and Q − 1 = Pm − 1 is the number of links.
4.4 Extension to Hybrid Partitions
We continue to extend XFER to support hybrid partitions where
both weights and IFMs are shared. For partition ⟨Pb , Pr , Pc , Pm⟩,
XFER involves Pb · Pr · Pc · Pm FPGAs. In the following texts, we
solve three problems in constructing a network of FPGAs: (1) how
to organize FPGAs, (2) what’s the topology of the network, (3) how
to formulate the inter-FPGA bandwidth constraints.
Organization.We organize FPGAs in a two-dimensional array
(2D-array) with Pm columns and Pb · Pr · Pc rows by the following
two steps. First, for the IFM shared partition (e.g., partition A in
Figure 9), the weights and OFM are partitioned into independent
parts and allocated to a column of FPGAs, while the whole IFM is
replicated to all FPGAs. Second, when considering the OFM shared
partition (e.g., partition B), for all FPGAs in one column, the IFM
and OFM are split into independent partitions. Then, the design
with workload balanced can be obtained, as shown in Figure 9(a).
The design has one property as follows.
property 2. All FPGAs in one column share a part of weights,
while all FPGAs in one row share a part of IFMs.
Based on the above property, we extend XFER to support hybrid
partitions. Specifically, for a column of FPGAs, a corresponding part
of theweights are distributed among these FPGAs, and exchange the
weights during execution like that in the 2-FPGA system. For a row
of FPGAs, they share a part of the IFMs. Figure 9(b) demonstrates
XFER for the hybrid partitions with factors Pr = 2 and Pm = 2,
where the traffic loads on the memory bus can be significantly
reduced.
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Figure 11: Intermediate data placement across layers.
Topology. Benefiting from the regular 2D-array organization,
we have a wide range of choices for the networking topology, such
as mesh, torus, folded torus, etc. In this work, we employ the 2D-
torus topology to build the connections among FPGAs [17, 18]. One
reason to select 2D-torus is that we can apply a uniform design for
each FPGA. As shown in Figure 10, where Pm = 4 and Pb ·Pr ·Pc =
3, each FPGA has two incoming links and two outgoing links;
meanwhile, the amount of data received and transmitted by each
FPGA are the same. In addition, with such a 2D-torus topology, the
traffic loads on columns and rows are balanced, which overrides
our design principle P2.
Bandwidth Constraints. Based on 2D-torus topology, we for-
mulate the bandwidth constraints. As shown in Figure 10, the loads
on incoming links and outgoing links are the same; therefore, we
build the constraints on one direction.
We first consider the communication on one row for IFM sharing.
The size of shared IFM is bI, which is shared by Pm FPGAs. Take
FPGA fa in Figure 10 as an example, the total amount of data
transmitted on outgoing link will beDrow = (Pm−1)· bIPm . Similarly,
for one column, the total amount of data on outgoing link will be
Dcol = (Pb · Pr · Pc − 1) · bWPb ·Pr ·Pc . Kindly note that these data
transmissions need to be completed in the time of Lat1 to avoid
worsening the whole latency (see Equation 12). Let NB be the
maximum bandwidth of the inter-FPGA communication on one
direction. We have the following constraint.
Drow + Dcol ≤ NB · Lat1 (22)
4.5 Extension to Multiple CNN Layers
We have discussed the optimizations for single CNN layer on mul-
tiple FPGAs. However, due to CNNs have many layers, how to
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Figure 12: Implementation overview of a multi-FPGA cluster with two FPGAs connected by SFP+.
seamlessly execute multiple layers on multiple FPGAs is important.
This subsection will follow our design principle P3 to extend XFER
to support multiple CNN layers. To make data remain in-situ to
minimize the intermediate data movements, the partition schemes
for different layers should be coordinated according to XFER.
Figure 11 shows two cases for the IFM shared partitions. The
partition in Figure 11(a) will lead the exchange of intermediate data
between FPGAs f1 and f2. Because in XFER (Figure 8(d)), the first
of Tn/2 channels of IFM are loaded to f1, and the remained Tn/2
channels are loaded to f2. This will be applied to all of the channels
until the end of the IFM. With the partition shown in Figure 11(a),
all first Tn channels in OFM are produced at f1. In order to make
it work for the convolution operation in the next layer, we need
to exchange half of the OFM between f1 and f2. In contrast, if the
OFM channels are partitioned in an interleaving way as shown in
Figure 11(b), no data movements are required across layers.
Based on the above observations, we investigate different par-
tition methods for consecutive layers. For batch partition, the re-
quired data for the next layer on an FPGA is totally produced by
itself, and no data movement is required. For row/column partition,
only borders need to be transferred, where the small number of
data can be transmitted during the execution via inter-FPGA links
without passing CPUs. For OFM channel partition, we can avoid
data movements by employing the interleaving partition, as shown
in Figure 11(b). Furthermore, we found that if the consecutive layers
employ different partition methods, data movement is unavoidable.
In consequence, we will deploy CNNs on multi-FPGA clusters with
uniform partition factors across CNN layers.
4.6 Analysis of Performance
In the following, we analyze the performance in both latency and
elapsed time to explore the design space.
Single Layer. XFER can achieve super-linear speedup due to
the following two reasons. First, the trip counts of loops D, E, F
can be linearly reduced. Second, by alleviating the performance
bottleneck on accessing off-chip memory, the latency Lat1 can be
further reduced. In consequence, XFER is able to achieve super-
linear speedup.
Multiple Layers. The accelerator with uniform design parame-
ters is simple to design and can avoid the costly inter-layer commu-
nications and FPGA reconfiguration, but it may be sub-optimal for
some layers. Table 1 gives an example of the uniform design against
the layer-customized design. From this table, we can see that the
overall latency of the uniform design is 2,239 clock cycles, which is
Table 1: Layer-specific and cross-layer optimization
AlexNet Design Cycles(×1000) Elap.
Tm Tn Tr Tc Pb Pr Pc Pm Comp.[+Comm.] (sec.)
Layer1 96 3 1 55 4 1 1 1 375 [+290] 0.5
Layer2 10 48 14 27 2 2 1 1 514 [+186] 9.7
Layer3 55 9 13 13 4 1 1 1 314 [+0] 162.3
Layer4 28 18 13 13 4 1 1 1 242 [+64] 60.7
Layer5 32 15 13 13 2 1 1 2 167 [+0] 40.4
Total neglect reprogramming overhead 2,152 -
Cross-Layer 64 7 7 14 2 1 2 1 2,239 797.2
slightly (within 5%) slower than the layer-customized design. Kindly
note that for the layer-customized design, we consider the inter-
layer communication latency (in brackets), but ignore the FPGA
reprogramming overhead, which will lead the layer-customized
design inefficient against the uniform design. In consequence, we
use uniform design in experiments.
Finally, the column “Elap.” shows the elapsed time to obtain the
design for layer-specific or cross-layer optimization. As shown in
this table, for the layer-specific optimization, all explorations can
be finished in 3 minutes; while for the cross-layer optimization, it
takes 13 minutes to obtain the design. These results demonstrate
the efficiency of the proposed formulation.
5 EXPERIMENTAL RESULTS
This section reports the evaluation designs synthesized by Super-
LIP framework with XFER technique on Xilinx FPGAs. Results
demonstrate the significant improvements on performance and
energy efficiency achieved by Super-LIP against GPUs and the
existing designs. We also demonstrate the scalability of Super-LIP
and validate the accuracy of the presented system-level model.
A. Implementation
System Implementation. Figure 12 shows the implementation
of a cluster with two Xilinx ZCU102 FPGAs. FPGAs are connected
by SFP+ using the Xilinx Aurora IP. In this way, data in two FPGAs
can be directly moved between their on-chip buffers. The imple-
mentation of each FPGA utilizes the ZYNQ architecture, which
controls the startup of CNN accelerator, the off-chip/on-chip com-
munications, etc. As shown in this figure, each FPGA has two clock
domains: one for accelerator and the other for board-to-board com-
munication. We employ asynchronous FIFOs to coordinate data
movements in different clock domains.
The accelerator on FPGA is implemented with Vivado HLS,
which generates design’s IP core from C language. In HLS, we
apply HLS-defined pragma to implement loop optimization. Then,
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Table 2: Experimental results of Super-LIP with comparisons to GPUs and the existing FPGA designs
Design mGPU GPU FPGA15 ISCA17 ISLPED16 Super-LIP
Precision 32bits float 32bits float 32bits float 32bits float 16bits fixed 32bits float 16bits fixed
Device Jetson TX2 Titan X VX485T VX485T 4×VX690t 2×ZCU102 2×ZCU102
Freq (MHz) 1300MHz 1139MHz 100MHz 100MHz 150MHz 100MHz 200MHz
Power (Watt) 16.00 162.00 18.61 - 126.00 52.40 54.40
DSP Uti. - - 80% 80% - 90.79% 55.87%
BRAM Uti. - - 49.71% 43.25% - 72.92% 92.43%
Overall Perf.
Lat. Thr. Lat. Thr. Lat. Thr. Lat. Thr. Lat. Thr. Lat. Thr. Lat. Thr.
ms GOPS ms GOPS ms GOPS ms GOPS ms GOPS ms GOPS ms GOPS
11.1 - 13.2 110.75 5.1 - 6.4 235.55 21.62 69.09 60.13 85.47 30.6 128.8 10.13 149.54 2.27 679.04
E.-E. (GOPS/W) 6.88 1.45 3.71 - 1.02 2.85 12.48
the obtained IP cores are connected, synthesized and implemented
in Vivado (v2017.4). In Vivado, we employ Xilinx Aurora IP core to
control inter-FPGA communication and add an axi-timer to capture
the exact elapsed time. FPGA boards are connected through SFP+
cables, as shown in Figure 13. Finally, we employ Xilinx SDK to
program MPSoC on ZCU102, which controls the start-up of the
accelerator and off-chip/on-chip communication.
Design Parameters. The accelerator contains two sub-systems:
computation subsystem and communication subsystem. In compu-
tation subsystem, the working frequency and computation paral-
lelism significantly affect the performance. We use frequency of
100MHz for floating points, while 200MHz for fixed points. Then,
the tiling parameters ⟨Tm ,Tn ,Tr ,Tc ⟩ determines the computation
parallelism. These parameters can be obtained via our proposed
accelerator design methodology in Super-LIP.
The communication subsystem includes the off-chip/on-chip
memory communication and board-to-board communication. The
design parameters ⟨Ip ,Wp ,Op ⟩ are pre-set according to the band-
width requirement captured from our model. Specifically, for float-
ing points, we set Ip = 2,Wp = 2, andOp = 2, indicating peak band-
width is 6×32/8100M = 2.4GB/s . For fixed points, we set Ip = 4,Wp = 8
and Op = 4, indicating peak bandwidth of 24×16/8100M = 2.4GB/s . The
data width used for board-to-board communication is set according
to Ip andWp . For 16bits fixed point,Wp = 8 indicates the transmis-
sion data width is 16 × 8 = 128. Kindly note that the ZCU102 board
can provide the maximum data width of 256bits for bi-direction
board-to-board communication.
In a cluster, the number of FPGAs N is determined by all parti-
tioning parameters, i.e., N = Pb · Pr · Pc · Pm . The infrastructure of
the network in the FPGA cluster applies the 2D-torus topology, as
illustrated in Figure 10 of Section 4.4, where each FPGA has two
incoming and two outgoing inter-FPGA links. Super-LIP will also
control the data flow among FPGAs.
B. Low Latency and Energy Efficiency
Table 2 reports the comparison results in latency, throughput
and energy efficiency of AlexNet with a batch size of 1 on different
platforms and designs. The competitors of Super-LIP include mobile
GPU (Jetson TX2) and GPU (Titan X), single-FPGA design (FPGA15
[14], ISCA17 [12]), and multi-FPGA design (ISLPED16 [15]). The
power consumption of our implementation is measured by a power
meter as demonstrated in Figure 13. Note that notation “-” indicates
that data is not reported in references or inapplicable.
Board-to-Board
SFP+ Links
Total Power:  54.9W
Plug plate
Power:  0.5W
ZCU102
Idle Power:  ∼20W
Figure 13: Power measurement of on-board executions.
On-Board Measurement. Before presenting the detailed re-
sults, we first introduce the on-board measurement, where latency
and power consumption are two main metrics. For all platforms
and implementations, they will consistently process a set of input
images, say 1,000 images. For a fair comparison, we record the
latency and power consumption when the system enters the stable
state (i.e., after the process of the first image).
By recording the latency of different images, we observe that
the elapsed time of GPUs is varied for different executions, while
it is stable in FPGAs. For example, the latency on mGPU ranges
from 11.1ms to 13.2ms, as shown in Table 2. It implies that the
GPU implementations need to apply the worst-case execution time
with an extra safety margin to satisfy the hard real-time constraint,
which will drastically degrade the resource utilization and energy
efficiency.
Latency. Real-time DNN inference requires ultra-low latency to
avoid missing deadline. For 32bits float-point, Super-LIP achieves
latency of 10.13ms, which is 23.26%, 2.13×, 5.94× less than that
of mGPU, FPGA15, and ISCA17. However, Super-LIP with 32bits
float-point is slower than Titan X GPU, whose latency is 6.4ms.
This is because such GPU is much more powerful, with the penalty
of consuming more than 3× power over the FPGA implementation
in Super-LIP. Benefiting from the flexibility of FPGAs to apply
different data types for computation, it is possible to reduce latency
by using lower-precision data type. As shown in this table, by
applying 16bits fix-point, Super-LIP can achieve the lowest latency
among all competitors, i.e., 2.27ms.
Throughput and Energy Efficiency. Super-LIP makes bet-
ter trade-offs between latency and throughput than the existing
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Table 3: Comparison results on ZCU102
Design 32bits float 16bits fixed
FPGA15 Super-LIP FPGA15 Super-LIP
⟨Tm, Tn ⟩ ⟨64, 7⟩ ⟨64, 7⟩ ⟨64, 24⟩ ⟨128, 10⟩
Power (W) 25.70 52.40 26.00 54.40
(1 FPGA) (2 FPGAs) (1 FPGA) (2 FPGAs)
Perf. Lat. Thr. Lat. Thr. Lat. Thr. Lat. Thr.
ms GOPS ms GOPS ms GOPS ms GOPS
conv1 7.36 28.6 3.66 57.6 3.74 56.5 0.94 224.5
conv2 5.20 86.1 2.55 175.5 1.48 302.6 0.48 933.1
conv3 4.50 66.4 1.73 172.7 1.20 249.6 0.33 906.2
conv4 3.41 65.7 1.31 171.0 0.89 252.6 0.35 640.8
conv5 2.28 66.0 0.88 170.9 0.59 251.7 0.17 879.5
overall 22.75 66.6 10.13 149.5 7.90 195.1 2.27 679.0
Perf. Impr. 1.00× 2.25× 1.00× 3.48×
E.-E. 2.59 2.85 7.51 12.48
(GOPS/W)
E.-E. Impr. - 9.21% - 39.86%
pipeline-based FPGA competitors (ISCA17 and ISLPED16). Com-
pared with ISCA17 with 32bits float-point, Super-LIP achieves 5.94×
lower latency together with 1.75× higher throughput. The im-
provement in throughput is less than that on latency is because
ISCA17 aims to improve throughput, but its throughput is still less
than Super-LIP’s. Similarly, compare with ISLPED16 with 16bits
fix-point, Super-LIP achieves 13.48× lower latency together with
5.27× higher throughput. Benefiting from the higher throughput,
Super-LIP achieves the highest energy efficiency than competitors.
Utilization. From Table 2, we observe that the DSP resource is
not fully utilized in Super-LIP with 16bits. This is because there is
not enough BRAM resource to support parallel data access (Equa-
tions 1-6 for details). By adding BRAM in the FPGA, we expect to
further reduce latency and achieve higher energy efficiency.
C. Results on ZCU102
We notice that, in Table 2, the energy efficiency of Super-LIP with
32bits is less than FPGA15. This is because the power consumed
by ZCU102 in idle state (i.e., ∼ 20W ) is already larger than that
of FPGA15 at run-time (18.61W ). For a fair comparison, we re-
implement FPGA15 on ZCU102, and the results are reported in
Table 3.
32bits float-point.We have several conclusions. First, the de-
sign parameters (Tm and Tn ) of FPGA15 and Super-LIP are the
same; therefore, the only difference is that Super-LIP has extra
inter-FPGA communication. Second, the power in FPGA15 design
(25.70W) is less than half of that in Super-LIP (52.40W). The gap
52.40 − 25.70 × 2 = 1.0W on power consumption is caused by
the inter-FPGA communication (including IP core, communication
links, etc.), which only occupies 1.91% of the total power. Third,
Super-LIP with 2 FPGAs achieves 2.25× speedup over FPGA15, in-
dicating that we have achieved super-linear speedup. Furthermore,
benefiting from the significant performance achievement, Super-
LIP obtains 9.21% improvement in energy efficiency.
16bits fix-point. Unlike 32bits float-point, the optimal design
parameters (⟨Tm ,Tn⟩) explored by FPGA15 and Super-LIP are dif-
ferent. This is because the design ⟨128, 10⟩ alleviates bottleneck on
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Figure 14: Comparisons of predictable models and on-
board executions on latency: employing different designs on
single-FPGA and 2-FPGA systems.
memory bandwidth, which results in severe performance degrada-
tion in the overall assessment for FPGA15 design, while Super-LIP
can resolve such bottlenecks to achieve better performance. Specifi-
cally, our Super-LIP design has achieved 3.48× speedup and 39.86%
improvements in energy efficiency, when compared with FPGA15.
D. Model Accuracy and Effectiveness
Now, we are going to validate the accuracy and effectiveness
of the proposed system-level model. We will conduct two sets of
experiments: (1) we compare the proposed model with the existing
one in predict latency; (2) we compare the proposed model with
the final implementation results from Vivado in memory resource,
computation resource, and on-board execution latency.
First, Figure 14 reports the comparison results among different
models and on-board execution latency. The x-axis and y-axis rep-
resent different designs and latency in clock cycles, respectively. In
the first three designs, we employ one FPGA for implementation;
while for the fourth one, we employ 2 FPGAs.
Results in Figure 14 clearly show that the latency predicted by
our proposed model is always close to the on-board execution
latency, where the average deviation is only 2.53%. In contrast, the
existing model in [14] has larger deviations on designs of ⟨10, 22⟩
and ⟨8, 32⟩, which are 18.49% and 45.47%. In addition, the existing
model cannot predict for multiple FPGAs, but ours can.
We have another observation from Figure 14. For the design of
⟨12, 16⟩, model in [14] predicts the same latency with ours. This
is because the computation latency dominates the whole system.
In this case, the inaccurate estimation of communication will not
affect prediction accuracy. However, when we employ more compu-
tation resource (by increasingTm ×Tn ), the performance bottleneck
moves to communicationwhich leads to the large latency deviations
between the existing model and the on-board execution.
The above results verify the accuracy and effectiveness of the
proposed system-level model in predicting system latency. With
such an accurate model, it can help designers to get the accurate
system performance to make better design decisions.
Next, Table 4 reports the comparison between the proposed
model and the final implementation results from Vivado in BRAMs
and DSPs. It is clear that the deviations on BRAM and DSP us-
ages are less than 7.5% and 3.9%, respectively. These deviations
are mainly caused by the overhead on extra operations besides the
accelerator itself, such as DSPs used for address calculation. The
above results further verify the accuracy of the proposed model.
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Table 4: Experimental results on model validation, performance bottleneck detection and alleviation
Design Precision ⟨Tm, Tn ⟩ Partition Our Model On-Board Deviation Speedup
Cycles BRAM DSPs Bound Cycles BRAM DSPs Cycles BRAM DSPs
A (Single) 32b float ⟨8, 32⟩ - 519168 592 1280 IFM 535530 624 1326 3.06% 5.13% 3.47% baseline
B (XFER) ⟨8, 32⟩ Pm=2 158880 592 1280 Comp. 162114 640 1331 1.99% 7.50% 3.83% 3.30X
C (Single) 16b fixed ⟨64, 20⟩ - 115200 1448 1280 Weight 118688 1516 1324 2.94% 4.49% 3.32% baseline
D (XFER) ⟨64, 20⟩ Pr=2 32760 1448 1280 Comp. 34622 1530 1330 5.38% 5.36% 3.76% 3.43X
Results in Table 4 further verify the effectiveness of the proposed
techniques in detecting and alleviating system performance bottle-
necks. For the single-FPGA designs A and C, we employ Corollary
1 to detect their performance bottlenecks, as shown in Column
“Bound” under Column “Our Model”. It indicates that the perfor-
mance of design A is bounded by loading IFM data, while that of
design C is bounded by loading weights data. For design A, we
apply XFER technique by setting Pm = 2 to share IFM data on inter-
FPGA links, and it outputs the design B. As shown in this table, the
performance bottleneck on design B has been successfully moved
to computation, and therefore, it achieves 3.3× speedup. Similarly,
we apply XFER technique on design C to generate design D with
3.43× speedup.
The above results validate the accuracy of the proposed model in
modeling system resources. In addition, the proposed system-level
model can be applied to effectively detect performance bottleneck.
And the proposed XFER technique can be applied to alleviate dif-
ferent kinds of bottlenecks. As a result, Super-LIP can achieve
super-linear speedups with multiple FPGAs.
E. Design Space Exploration
Finally, we explore the design space to demonstrate the scala-
bility of Super-LIP. Specifically, we scale up the number of FPGAs
with the same design parameters (the optimal ones in single-FPGA
design) but different partitions. Figure 15 reports the experimental
results of four widely used CNNs with 16bits fixed point on the
clusters with up to 16 FPGAs, including AlexNet, SqueezeNet, VGG,
and YOLO. In the figure, the x-axis and y-axis represent the number
of involved FPGAs and the total clock cycles. Each point corre-
sponds to a design with specific loop tiling and partition factors.
We give the tiling value (Tm and Tn ) of CNNs in each sub-figure;
for instance, in AlexNet, Tm = 128 and Tn = 10. For the system
with no more than 2 FPGAs, we have implemented the accelerators
on the testbed in Figure 13, and obtain the on-board execution
latency. While for larger FPGA cluster, we obtain the latency using
the following method. First, according to these tiling factors, we
implement the accelerator on FPGA to obtain its on-board exe-
cution latency. Then, according to the partition factors for each
design point, we can obtain how many times the accelerator will be
invoked in each layer. Based on the above two kinds of information,
we can get the computation latency. In addition, according to the
determined partition factors, we can get the communication load on
intra-FPGA and inter-FPGA links to calculate the communication
latency. Finally, the overall latency can be derived from Formula 14.
As shown in Figures 15(a)-(d), with the increasing number of
FPGAs, Super-LIP can consistently reduce the overall latency. We
observe that the speedup of SqueezeNet is relatively small, mainly
because the sizes of weight and IFM are small owing to the squeeze
operations. However, its latency can still be drastically reduced,
from 6.69ms to 0.45ms. For AlexNet, VGG, and YOLO, super-linear
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Figure 15: Design space exploration of Super-LIP with the
increasing number of FPGAs using different CNNs.
performance can be consistently achieved with 2-16 FPGAs. Specif-
ically, for YOLO, the latency is reduced from 126.6ms to 4.53ms with
16 FPGAs, achieving 27.93× speedup.
We have another observation from Figure 15(b): for SqueezeNet,
when the number of FPGAs increases to 3, the speedup is only
3.92×, which indicates the failure of achieving super-linear speedup.
This is because SqueezeNet contains many convolution operations
with the kernel size of 1, which leads the performance bottleneck
mainly on computation. In contrast, we can consistently achieve
super-linear speedup for the other three CNNs when the size of
FPGA cluster scales up to 16. However, when the size of FPGA
cluster scales up, the linear performance will be terminated since
the number of channels (or row, column) in a CNN layer is fixed,
and we cannot further improve parallelism by adding partition
factor when it reaches the maximum number.
Benefiting from the super-linear performance, the system en-
ergy efficiency can be improved. Compared with the single FPGA
design, for AlexNet, VGG, and YOLO on 4 FPGAs, the energy effi-
ciency improvements are 11.29%, 20.65%, and 41.02%, respectively.
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When the size of FPGA cluster scales up to 16, these figures are
3.93%, 18.61%, and 36.25%. We observe that the improvements are
decreased because the overheads on communication are increased
as the cluster size increases. Overall, these results verify that by
applying the proposed techniques on multiple FPPGAs, we can
achieve super-linear speedup, and in turn, the energy efficiency
can be improved against the single-FPGA design.
Finally, we analyze the bandwidth requirement of clusters. From
Figures 15(a)-(d), we can observe that the performance improvement
is converged when the number of FPGAs approaches 16 with a 4×4
torus topology. In this scale, the inter-FPGA bandwidth provided
by ZCU102 is sufficient. Specifically, for each FPGA, there are 3
weights and 3 IFMs needing to be transmitted simultaneously. Thus,
the BW requirement for each FPGA is (3 + 3) × (16bits/cycle) =
144bits/cycle ; while ZCU102 provides a bandwidth of 256bits/cycle
(4 SPF+ ports with 64bits wide each). Furthermore, we can add 4
QSFP ports for additional bandwidth of 4 × 256 = 1024bits/cycle
for even larger clusters.
The above results verify the scalability of Super-LIP. In addition,
our techniques are effective to explore the design space to provide
more options for different timing constraints.
6 RELATEDWORK
The development of FPGA-based DNNs accelerator evolves in three
stages. At the early stage [14, 19–23], the whole FPGA is designed as
one accelerator, and a controller iterativelymoves data from off-chip
DRAM to the accelerator to be executed. In the second stage, it is
observed that the computation resource cannot be fully utilizedwith
the one-size accelerator due to the varied computation and memory
requirements in DNN layers. To overcome this shortage, multiple
accelerators are integrated into one FPGA [12, 24, 25]. However, the
restrict resource on one board still limits the performance boosting
of DNNs on FPGAs.
Most recently, with the growing demand in time performance, it
is a trend to employ a cluster of FPGAs to execute DNNs [15, 26–32].
In [15, 28], authors construct multiple FPGAs as a pipeline to exe-
cute a set of input images in a pipeline fashion. In [26], authors split
the CNN layers to balance pipeline stages for higher throughput
and lower cost. Authors in [27] employ multiple FPGAs for the
training phase. In [29, 30], multi-FPGA platforms are utilized to
accelerate the lung nodule segmentation. All the above works target
on improving throughput by using a pipeline of FPGAs, which can
achieve high throughput but make sacrifices on latency.
To satisfy the low latency requirement for real-time DNN in-
ference, Microsoft in Brainwave [6, 7] devise techniques to pin
weights on different FPGAs. Such an approach can work well for
RNNs with small intermediate data, but awkward for CNN imple-
mentations due to the large intermediate data and complicated
data reuse pattern. Kindly note that in [6, 7], authors use only one
FPGA for CNNs, whose input image has low resolution that hides
the bandwidth bottleneck issue. However, for more realistic CNN
applications with high resolution, like medical images, it is still un-
known how to achieve real-time inference with ultra-low latency
using multiple FPGAs. Super-LIP is proposed to fill this gap.
Another branch of related work is to deploy CNNs on multi-core
mobile devices or multi-processor system on-chip (MPSoC) [33–
38]. Unlike FPGA-based implementation that requires designers
to determine the designs of communication and computation sub-
systems, processing elements in these systems use fixed designs
(e.g., CPUs, GPUs). In consequence, the optimization problem on
such systems is how to run tasks to computation components in
parallel, without considering how to tailor hardware designs.
7 CONCLUSION AND FUTUREWORK
In this work, we propose the Super-LIP framework to achieve super-
linear speedup for Deep Neural Networks (DNNs) inference on
multi-FPGA cluster. We formulate an accuracy model to design
accelerators and matched performance bottleneck detection tech-
niques. In addition, we propose XFER design, a novel design for
multi-FPGA cluster to minimize the overall system latency with-
out compromising throughput or energy efficiency, such that the
resultant system can provide real-time inference. As a case study,
we implement CNN on a small-scale FPGA cluster with two Xil-
inx ZCU102 boards connected via SFP+. Evaluation results show
that the proposed Super-LIP framework with 2 FPGAs can achieve
3.48× speedup compared with the FPGA design in [14], meanwhile,
achieving 39.86% improvement on energy efficiency.
In terms of the rapid development of computing infrastructure
in both edges and clouds, the platform is evolving to compose
heterogeneous (different types) FPGAs. Kindly note that the accu-
rate models and the XFER design will be the base for the cluster
with heterogeneous FPGAs. In the future, we will develop optimal
algorithms to optimize latency in the heterogeneous platforms.
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